Announcement

Collapse
No announcement yet.

BIOS Chip question

Collapse
X
 
  • Filter
  • Time
  • Show
Clear All
new posts

    BIOS Chip question

    Just had a quick question about bios chip numbering please.

    for example..

    WINBOND W25Q256FVEQ

    Anyone know what the last 2 characters represent?

    Reason I ask is that i've been looking for a replacement bios chip and wondered if i needed the exact matching last 2 characters,

    or could I say use a W25Q256FVEG instead?

    Thanks

    #2
    Re: BIOS Chip question

    Hunt for datasheets, it will be in them.
    But I did not find one with a quick search ending in "EQ" at all, so are you sure about that?

    https://www.digikey.se/products/sv?keywords=W25Q256FVE
    https://cdn.badcaps-static.com/pdfs/...88fc4ccac8.pdf
    "The one who says it cannot be done should never interrupt the one who is doing it."

    Comment


      #3
      Re: BIOS Chip question

      Originally posted by Per Hansson View Post
      Hunt for datasheets, it will be in them.
      But I did not find one with a quick search ending in "EQ" at all, so are you sure about that?

      https://www.digikey.se/products/sv?keywords=W25Q256FVE
      https://cdn.badcaps-static.com/pdfs/...88fc4ccac8.pdf
      Thanks yeah i did look at datasheets, but I couldn't find much of an answer.

      https://cdn.badcaps-static.com/pdfs/...88fc4ccac8.pdf

      Both W25Q256FVEIQ (25Q256FVEQ) and W25Q256FVEIG (25Q256FVEG) are in there under the same area Package type E, so i assume they're interchangeable??
      Last edited by jayjayuk; 10-24-2020, 02:36 AM.

      Comment


        #4
        Re: BIOS Chip question

        I would not just blindly count on it, see for example this:

        7.1.9 Quad Enable (QE) – Volatile/Non-Volatile Writable
        The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (S9) that enables Quad SPI
        operation. When the QE bit is set to a 0 state (factory default for part number with ordering options “IG”
        and “IF”), the /WP pin and /HOLD are enabled, the device operates in Standard/Dual SPI modes. When
        the QE bit is set to a 1(factory default for Quad Enabled part numbers with ordering option “IQ”), the Quad
        IO2 and IO3 pins are enabled, and /WP and /HOLD functions are disabled, the device operates in
        Standard/Dual/Quad SPI modes.
        "The one who says it cannot be done should never interrupt the one who is doing it."

        Comment


          #5
          Re: BIOS Chip question

          Originally posted by Per Hansson View Post
          I would not just blindly count on it, see for example this:

          7.1.9 Quad Enable (QE) – Volatile/Non-Volatile Writable
          The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (S9) that enables Quad SPI
          operation. When the QE bit is set to a 0 state (factory default for part number with ordering options “IG”
          and “IF”), the /WP pin and /HOLD are enabled, the device operates in Standard/Dual SPI modes. When
          the QE bit is set to a 1(factory default for Quad Enabled part numbers with ordering option “IQ”), the Quad
          IO2 and IO3 pins are enabled, and /WP and /HOLD functions are disabled, the device operates in
          Standard/Dual/Quad SPI modes.
          OK, Thanks

          It doesn't seem clear though that the last 2 characters indicate this feature, you would assume if it were the EQ meant Enabled quad or something, however when i google search the other one ending EG it states on websites it's also a Quad enabled SPI.

          Why is this not clearer?

          Comment


            #6
            Re: BIOS Chip question

            .
            Attached Files
            OpenBoardView — https://github.com/OpenBoardView/OpenBoardView

            Comment


              #7
              Re: BIOS Chip question

              Originally posted by piernov View Post
              .
              Nice find, thanks for your help. Much appreciated

              Comment

              Working...
              X